L	Hits	Search Text	DB	Time stamp
Number				
1	232	345/698.ccls.	USPAT	2003/12/04 18:26
2	102	345/698.ccls. and (lcd or liquid NEAR1 crystal)	USPAT	2003/12/04 18:31
3	44	(345/698.ccls. and (1cd or liquid NEAR1 crystal)) and sampl\$3	USPAT	2003/12/04 18:48
4	8	("4990904"   "5351064"   "5448260"   "5592194"   "5627559"   "5748175"   "5771040"   "5844539").PN.	USPAT	2003/12/04 18:44
5	2	("4990904"   "5111190").PN.	USPAT	2003/12/04 18:46
6	2	5771040.URPN.	USPAT	2003/12/04
7	3736	345/87-103.ccls.	USPAT	2003/12/04 18:48
8	50323	tim\$3 NEAR2 (generat\$3 or control\$4) WITH (detect\$3 or sens\$3 or measur\$3)	USPAT	2003/12/04
9	109	345/87-103.ccls. and (tim\$3 NEAR2 (generat\$3 or control\$4) WITH (detect\$3 or sens\$3 or measur\$3))	USPAT	2003/12/04 18:50
10	27	(345/87-103.ccls. and (tim\$3 NEAR2 (generat\$3 or control\$4) WITH (detect\$3 or sens\$3 or measur\$3))) and sampl\$3 and reset\$3	USPAT	2003/12/04 19:08
11	10	("4376268"   "4385395"   "4617594"   "5396295"   "5459419"   "5528309"   "5594763"   "5668594"   "5731843"	USPAT	2003/12/04 18:56
12	7	"6133900").PN. ("4393379"   "4455576"   "4635127"   "4694348"   "4694349"   "4789899"	USPAT	2003/12/04 19:06
13	13	"4792857").PN. 5057928.URPN.	USPAT	2003/12/04 19:07
14	883	345/99-100.ccls.	USPAT	2003/12/04 19:08
15	298	345/99-100.ccls. and sampl\$3 WITH (tim\$3 or clock)	USPAT	2003/12/04 19:11
16	289	(345/99-100.ccls. and sampl\$3 WITH (tim\$3 or clock)) not ((345/87-103.ccls. and (tim\$3 NEAR2 (generat\$3 or	USPAT	2003/12/04 19:12
	256	control\$4) WITH (detect\$3 or sens\$3 or measur\$3))) and sampl\$3 and reset\$3) ((345/99-100.ccls. and sampl\$3 WITH (tim\$3 or clock)) not ((345/87-103.ccls. and (tim\$3 NEAR2 (generat\$3 or control\$4) WITH (detect\$3 or sens\$3 or measur\$3))) and sampl\$3 and reset\$3)) and (sens\$3 or detect\$3 or measur\$3 or receiv\$3)	USPAT	2003/12/04 19:24
18	4	, · ·	USPAT	2003/12/04
19	9		USPAT	2003/12/04 19:18
20	2	("4990902"   "5031118").PN.	USPAT	2003/12/04
21	33	5406308.URPN.	USPAT	2003/12/04
22	78	((345/99-100.ccls. and sampl\$3 WITH (tim\$3 or clock)) not ((345/87-103.ccls. and (tim\$3 NEAR2 (generat\$3 or control\$4) WITH (detect\$3 or sens\$3 or measur\$3))) and sampl\$3 and reset\$3)) and (sens\$3 or detect\$3 or receiv\$3 or	USPAT	2003/12/04 19:30
23	3736	input\$5) SAME (reset\$3 or Hset or yset) 345/87-103.ccls.	USPAT	2003/12/04 19:31
24	6340	(reset\$3 or chang\$3 or vary\$4) NEAR5 sampl\$3 NEAR3 (tim\$3 or clock)	USPAT	2003/12/04 19:31

display device. As a result, the frequent refresh of pixels can be omitted during the display of a still image. Therefore, power consumption can be reduced substantially.

And, with the liquid crystal display device of the invention, whatever data signal is held by the memory element, a voltage corresponding to the data signal can be applied in an analog fashion to the liquid crystal layer. As a result, it is possible to store the data signal of halftone and to display halftone in each pixels, and a liquid crystal display to display halftone in each pixels, and a liquid crystal display

o device having very high image quality can be achieved.

FIG. 9A and FIG. 9E are diagrams for describing the basic structure of a pixel in the liquid crystal display device of the invention. A liquid crystal layer 2 is connected in series with a memory unit 30 for holding a data signal. In FIG. 9E, the liquid crystal layer 2 is connected in series with the memory unit 30 which holds the data signal. In FIG. 9A, the corresponding to a level of the data signal. In FIG. 9A, the memory unit 30 which holds are sentents 6a, 6b. And, the memory unit 30 comprises memory elements 6a, 6b. And, the memory unit 30 comprises memory elements 6a, 6b. And, the memory unit 30 comprises memory elements 6a, 6b. And, the memory unit 30 comprises memory elements 6a, 6b. And, the memory unit 30 comprises memory elements 6a, 6b. And, the memory unit 30 comprises memory elements 6a, 6b. And, the memory unit 30 comprises memory elements 6a, 6b. And, the memory unit 30 comprises memory elements 6a, 6b. And, the memory unit 30 comprises memory elements 6a, 6b. And, the memory unit 30 comprises memory elements 6a, 6b. And, the memory unit 30 comprises memory elements 6a, 6b. And, the memory unit 30 comprises memory elements 6a, 6b. And, the memory unit 30 comprises memory elements 6a, 6b. And, the memory unit 30 comprises memory elements 6a, 6b. And, the memory of the memory of the properties of the properties of the memory of the properties of the proper

The memory unit 30 has a nearly symmetrical C-V characteristic. With the liquid crystal display device of the invention, to achieve gradational display, the memory unit 30 is formed of a memory element having the capacitance capacitance element (variable capacitor). FIG. 9A shows one example of the structure of the memory unit 30. The memory unit 30 is formed of a pair of ferroelectric capacitors having a different polarity connected in parallel.

FIG. 9B and FIG. 9C are diagrams for describing the structure of the memory element 6. The memory element 6 for, 6b are formed of a multilayered structure (MFS structure) of a metal electrode 7, a ferroelectric layer 8 and a memory elements 6a, 6b may have an MFIS structure with the an insulator intervened between the ferroelectric layer 8 and the semiconductor layer 9 or an MFMIS structure with the second metal electrode and the insulator intervened between the ferroelectric layer 8 and the semiconductor layer 9 or an MFMIS structure with the second metal electrode and the insulator intervened between the ferroelectric layer 8 and the semiconductor layer 9.

And, the memory element 6 may be formed of a variable capacitor. For example, an electric field produced by electrodes which are mutually opposed with a ferroelectric substance movably intervened therebetween and the capacitance.

The dielectric substance includes both a paraelectric substance and a ferroelectric substance.

FIG. 9D shows a capacitance-vollage characteristic (C-V characteristic) of the memory element having the structure of FIG. 9C using amorphous silicon as the semiconductor layer 9. In a general metal-insulator-semiconductor structure (MIS structure), when a positive voltage is applied to the metal, an electric charge is accumulated on a boundary of the semiconductor and the insulator at a voltage of a threshold semiconductor and the insulator at a voltage of a threshold cated by a profile Ha in FIG. 9D. When the ferroelectric cated by a profile Ha in FIG. 9D. When the ferroelectric element 6, it is known that the C-V characteristic is shifted to right or left as indicated by profiles ILb, ILc in FIG. 9D or night or left as indicated by profiles ILb, ILc in FIG. 9D and element 6, it is known that the C-V characteristic is shifted to right or left as indicated by profiles ILb, ILc in FIG. 9D are succeeding an electric field exceeding a ocercive electric field is genanced to the successing an electric field exceeding a ocercive electric field is genanced.

As described above, the memory element having the above-described structure has an asymmetric C-V charactic tensitic. Therefore, an arrow is added to the terminal of the electrode to indicate the polarity of the memory element as shown in FIG. 9B.

means). And, the C-V characteristic of the memory means may be asymmetric when the liquid crystal has an asymmetric characteristic.

In addition to the seventh aspect, a tenth aspect of the memory means has a first ferroelectric capacitor having a second polarity and a second ferroelectric capacitor having a first polarity and a second ferroelectric capacitor having a first polarity and a second ferroelectric capacitor having a second polarity and a second ferroelectric capacitor.

In addition to the seventh aspect, an eleventh aspect of the liquid crystal display device of the invention is where the memory means has a capacitor which is formed of a ferroelectric substance movably inserted between a pair of substance is variable corresponding to the data signal. The dielectric substance includes both a paraelectric substance and the dielectric substance includes both a paraelectric substance and a ferroelectric substance.

A twelfth sepect of the liquid crystal display device of the invention comprises a liquid crystal layer intervened between a first electrode and a second electrode; a voltage spplying means for applying an AC voltage to the first electrode or the second electrode; a first polar memory element which is connected to the second electrode and has an asymmetrical capacitance variance with respect to a voltage applied; a second polar memory element which is defended to the second electrode in parallel with and having a reverse polarity from the first polar memory connected to the second electrode in parallel with and baving a reverse polarity from the first polar memory element and has an asymmetrical capacitance variance with respect to a voltage applied; and a signal applying means for trespect to a voltage applied; and a signal applying means for elements.

A thirteenth aspect of the invention comprises an array substrate which has a plurality of pixel electrodes arranged in a matrix; an opposed substrate having an opposed electrode which is opposed with the array substrate through a liquid crystal layer; a memory means which is connected in series with the respective pixel electrodes and holds the data signal as a capacitance variable corresponding to the opposed electrode. The memory means is provided for every pixel electrode. The memory means is provided for every pixel and bolds the data signal corresponding to the pixel. On the other hand, since the AC voltage is applied as a signal other hand, since the AC voltage is applied as a signal other hand, since the AC voltage is applied as a signal other hand, since the AC voltage is applied as a signal other hand, since the AC voltage is applied as a signal other hand, since the AC voltage is applied as a signal common to the opposed electrode (formed over the plurality of pixels), the structure of the liquid crystal display device can be simplified.

When the liquid crystal capacitance asymmetrically depends on the positive or negative of a voltage to be applied, a memory capacitative element having an asymmetrical capacitance changing characteristic with respect to the voltage to be applied is used. And, the AC voltage to be applied is used. And, the AC voltage to be applied is used. And, the AC voltage to be applied to the second electrode is also accordingly a symmetrical.

Examples of the polar memory element include an element having the above-described multilayered structure of a metal electrode, a ferroelectric layer and a semiconductor layer, an element having the structure which has an insulator between a ferroelectric layer and a semiconductor layer, and an element having the structure which has a metal electrode an element having the structure which has a metal electrode and an insulator between a ferroelectric layer and a semiconductor layer.

The signal applying means applies, for example, data signals mutually having a reverse polarity to the first and second polar memory elements.

With the liquid crystal display device of the invention, a data signal as image information for displaying halftone on each pixel can be stored in the pixels of the liquid crystal

25	36	345/87-103.ccls. and ((reset\$3 or chang\$3	USPAT	2003/12/04
25	30	or vary\$4) NEAR5 sampl\$3 NEAR3	USPAI	19:41
		(tim\$3 or clock))		19.41
26	33137	1 ' '	USPAT	2003/12/04
20	33137	input\$5) WITH ( shift\$5 or sampl\$3)	USPAI	19:45
		NEAR2 (tim\$3 or clock\$)		19:45
27	1527			2003/12/04
2 '	1527	343/87-103.0018. and 27	USPAT	19:43
۱ ۵۵	201	245 /07 1021		
28	381	, , , , , -	USPAT	2003/12/04
		or receiv\$3 or input\$5) WITH (shift\$5		19:43
29	361	or sampl\$3) NEAR2 (tim\$3 or clock\$))	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	2007/12/04
29	361	1 , , , , , , , , , , , , , , , , , , ,	USPAT	2003/12/04
		sens\$3 or receiv\$3 or input\$5) WITH ( shift\$5 or sampl\$3) NEAR2 (tim\$3 or		19:43
		1		ļ
	Į.	clock\$))) not (345/87-103.ccls. and		
		((reset\$3 or chang\$3 or vary\$4) NEAR5		
30	3887	sampl\$3 NEAR3 (tim\$3 or clock)))		2002/12/04
30	3887	(	USPAT	2003/12/04
	ĺ	input\$5) WITH (shift\$5 or sampl\$3)		19:45
	İ	NEAR2 (tim\$3 or clock\$) NEAR3 (vary\$3 or		
		<pre>chang\$3 or provid\$3 or generat\$3 or reset\$5)</pre>		
31	48		USPAT	2003/12/04
31	40	((345/87-103.ccls. and ((detect\$3 or sens\$3 or receiv\$3 or input\$5) WITH (	USPAT	19:48
		shift\$5 or sampl\$3) NEAR2 (tim\$3 or		19:48
	İ	clock\$))) not (345/87-103.ccls. and		
		((reset\$3 or chang\$3 or vary\$4) NEAR5		
		sampl\$3 NEAR3 (tim\$3 or clock)))) and		
		((detect\$3 or sens\$3 or receiv\$3 or		1
		input\$5) WITH ( shift\$5 or sampl\$3)		ļ
		NEAR2 (tim\$3 or clock\$) NEAR3 (vary\$3 or		
		chang\$3 or provid\$3 or generat\$3 or		
	<b>]</b> ,	reset\$5))		
	_L_	Tenerall		

crystal layer can be prevented from being deteriorated. applied to the liquid crystal layer is excluded, the liquid voltage division is so effected that the DC component to be

crystal layer 2. ground potential, the AC voltage is applied to the liquid and the terminal 30a corresponding to the deviation from the By displacing the voltage between the terminals 30b, 30cmemory unit 30 is not required to be the ground potential. A point of symmetry of the C-V characteristic of the

pixel or time can be dealt with. schieved. And, the capacitance which is variable with the all, and a very reliable liquid crystal display device can be liquid crystal layer 2, the liquid crystal is not deteriorated at invention, since a perfect AC voltage can be applied to the crystal orientation film or the like. But, in the present 15 localization or the like of the electric charge on the liquid crystal, called as image sticking, is caused due to the crystal includes a DC component, degradation of the liquid being deteriorated. If the voltage to be applied to the liquid layer 2, it is quite effective against the liquid crystal from When the AC voltage can be applied to the liquid crystal

memory elements 6a, 6b is retained, the DC voltage comof the memory unit 30 which has the parallel structure of the 30a. Besides, since the symmetry of the C-V characteristic without varying the voltage to be applied to the terminal liquid crystal layer 2 can be varied in an analog fashion elements 6a, 6b. As a result, the voltage to be applied to the corresponding to the threshold voltages of the memory 10A, the capacitances of the memory elements 6a, 6b vary tensitic before and after the former region as shown in FIG. applied voltage and in the horizontal regions of the characmemory unit 30 varies gradually corresponding to the the data signal in a region where the C-V curve of the operation range of the memory elements 6a, 6b, by applying voltages of the respective memory elements 6a, 6b. As the crystal layer 2 in an analog fashion by varying the threshold invention can control the voltage to be applied to the liquid And, the liquid crystal display device of the present

 $_{45}$  hysteresis curve of the ferroelectric substance. displayed. Description will be made with reference to the signal is being written and the written data signal is being substance in the memory elements 6a, 6b while the data FIG. 12 is a diagram to describe a state of the ferroelectric 40 ponent is not applied to the liquid crystal layer 2.

depends on the magnitude of the applied voltage. information. The magnitude of the remanent-polarization Pr Upon completing writing the data signal, the switch 10 is 55 an electric field of Ec or higher is applied to write new ferroelectric substance to clear the stored information, and field less than a coercive electric field - Ec is applied to the had been stored in the ferroelectric substance, an electric ization Pr corresponding to the data signal. If information 50 in the ferroelectric substance is made as a remanent polarsubstance, then the electric field is cleared to zero. Storage ing a coercive electric field Ec is applied to the ferroelectric prising the memory elements 6a, 6b, an electric field exceed-To write the data signal into the memory unit 30 com-

.gaibasts substance, memory for the data signal of halftone is outmetrical about the ground potential, the voltage change of 65 polarization Pr is quite stably held by the ferroelectric polarization Pt to control gradation. Since the remanent FIG. 12. The invention uses the magnitude of the remanent not vary and its operation is limited to the range shown in electric field. Therefore, the remanent polarization Pt does crystal layer 2 and the memory elements ba, bb. At this time, 60 within the memory elements ba, bb is less than the coercive generation of an electric field in the ferroelectric substance On the other hand, in the image displayed state, the

> memory elements 6a, 6b. 6a, 6b is shifted, and its level is the same between the two substances, the C-V characteristic of each memory element generation of the remanent polarizations in the ferroelectric memory elements 6a, 6b are in the same direction. By the seen from the terminals 30b and 30c, the polarities of the electric field between the terminals 30b and 30c. When it is generated by applying an electric field exceeding a coercive substances in the respective memory elements 6a, 6b are tially the same. Remanent polarizations of the ferroelectric the respective memory elements are assumed to be substanstructure of the memory unit 30. The C-V characteristics of 10B and FIG. 10C are diagrams showing examples of the with the polarity reversed and connected in parallel. FIG. The above-described MFS structure will be described

memory elements 6a, 6b are in the opposite direction to each is seen from the terminals 30a and 30d, the polarities of the 30c connected as shown in FIG. 10C. At this time, when it A terminal 30d will be described with the terminals 30b,

liquid crystal layer. characteristic, only an AC voltage can be applied to the 2. When the memory unit 30 has a symmetrical C-V controls the voltage to be applied to the liquid crystal layer C-V characteristic shown in FIG. 10A, the present invention curve varies without losing the symmetric form. Using the dotted line in the same drawing, the extension of the C-V magnitude of a remanent polarization as indicated by a ments 6a, 6b vary by the same extent depending on the Besides, since the threshold voltages of the memory elethe vertical axis (ground potential) as shown in FIG. 10A. direction. And, the C-V characteristic is symmetrical about memory terminals 6a and 6b are overlaid in an opposite teristic obtained when the C-V characteristics of the two between the terminals 30a and 30d is identical to a characcharacteristic of the memory unit 30. The C-V characteristic FIG. 10A is a diagram showing an example of the C-V

the description simple. This switch can be omitted. FIG. 10C. In FIG. 9A, a switch 10 is provided for making structure of the memory element 6 shown in FIG. 10B and and the liquid crystal layer 2 which have the parallel FIG. 9A shows a series connection of the memory unit 30

generated is also same in the respective memory elements to have the same structure, the remanent polarization to be generated. When the memory elements 6a, 6b are designed remanent polarization corresponding to the data signal is toelectric substance in the memory elements 6a, 6b and a exceeding a coercive electric field is generated in the fervoltage is determined to be at a level that an electric field the terminals 30b and 30c with the switch 10 off. The applied memory unit 30, a predetermined voltage is applied between To write a data signal as image information into the

AC voltage is applied to the liquid crystal layer 2. Since this the terminal 30e is also symmetrical. As a result, the divided the memory elements 6a, 6b has a C-V characteristic symthe memory elements 6a, 6b. Since the parallel structure of coercive electric field in the ferroelectric substances within it is designed not to generate an electric field exceeding a terminal 30a. The applied voltage is divided by the liquid symmetrical about the ground potential is applied to the a ground potential. On the other hand, an AC voltage turned on, and the terminals 30b, 30c are controlled to have